AMD Logo AMD Developer Central
AMD Developer Forums
Decrease font size
Increase font size
Topic Title: Page Walk Cache on NPT
Topic Summary: Virtualization archiecture
Created On: 11/03/2009 04:41 PM
Status: Post and Reply
Linear : Threading : Single : Branch
Search Topic Search Topic
Topic Tools Topic Tools
View similar topics View similar topics
View topic in raw text format. Print this topic.
 11/03/2009 04:41 PM
User is offline View Users Profile Print this message

Author Icon
jhuell

Posts: 2
Joined: 11/03/2009

As you know, AMD-V has some versions like NPT only or NPT with Page Walk Cache. Is there somebody who knows which one has NPT with Page Walk Cache? 

Thanks

 

 11/04/2009 12:47 AM
User is offline View Users Profile Print this message

Author Icon
mrolle

Posts: 15
Joined: 06/09/2008

Let me tag on this with a question of my own...

Is it true that all the AMD processors (or at least K8 onward) have a page walk cache, and even if only some models have it, what are the specs?

I'm writing applications that access more data than can be held at one time in the TLB, and the page walk cache would affect the cost of TLB misses, and thus could affect the overall algorithms.

 11/17/2009 07:41 PM
User is offline View Users Profile Print this message

Author Icon
devcentral

Posts: 63
Joined: 06/26/2007

Hello jhuell,

AMD-V™ Rapid Virtualization Indexing (RVI, also known as “Nested Paging” or “Nested Page Tables&rdquo was introduced with the first  AMD Quad Core Opteron™ processor (known as “Barcelona&rdquo and, as noted in an AMD-V Nested Paging  white paper (section 4.2.6, http://developer.amd.com/assets/NPT-WP-1%201-final-TM.pdf), RVI utilizes the Page Walk Cache.  All AMD Quad-Core and Six-Core Opteron processors feature AMD-V with RVI.  You can review processor specifications at http://www.amd.com/us/products/Pages/processors.aspx for more information on AMD-V with RVI.

Thank you.



-------------------------
The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors. Links to third party sites are for convenience only, and no endorsement is implied.
 11/17/2009 07:42 PM
User is offline View Users Profile Print this message

Author Icon
devcentral

Posts: 63
Joined: 06/26/2007

Hello mrolle,

All processors since K6 have had some sort of PWC, and PWC characteristics vary between processor models.  Regardless of the processor model, PWC hit rates tend to be very high and in general we do not believe there is much benefit in trying to optimize applications for these differences.  Hence we are not prepared to publish such details.

Thank you.



-------------------------
The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors. Links to third party sites are for convenience only, and no endorsement is implied.
Statistics
6125 users are registered to the AMD Developer Forums forum.
There are currently 0 users logged in.

FuseTalk Hosting Executive Plan v3.2 - © 1999-2009 FuseTalk Inc. All rights reserved.

Contact AMD | Terms and Conditions | Forum Rules | ©2009 Advanced Micro Devices, Inc. | Privacy | Trademark information