AMD Processors
Decrease font size
Increase font size
Topic Title: B2 Erratum 298 and L2 Eviction Bug Workaround.
Topic Summary:
Created On: 12/05/2007 07:21 PM
Status: Read Only
Linear : Threading : Single : Branch
 B2 Erratum 298 and L2 Eviction Bug Workaround.   - Quark - 12/05/2007 07:21 PM  
Search Topic Search Topic
Topic Tools Topic Tools
View similar topics View similar topics
View topic in raw text format. Print this topic.
 12/05/2007 07:21 PM
User is offline View Users Profile Print this message

Author Icon

Posts: 80
Joined: 06/05/2006

Erratum 298 will be described as follows: "The processor operation
to change the accessed or dirty bits of a page translation table
entry in the L2 from 0b to 1b may not be atomic. A small window of
time exists where other cached operations may cause the stale page
translation table entry to be installed in the L3 before the modified
copy is returned to the L2.


112018 users are registered to the AMD Processors forum.
There are currently 0 users logged in.

FuseTalk Hosting Executive Plan v3.2 - © 1999-2015 FuseTalk Inc. All rights reserved.

Contact AMD Terms and Conditions ©2007 Advanced Micro Devices, Inc. Privacy Trademark information