AMD Processors
Decrease font size
Increase font size
Topic Title: how memory bandwidth calculation is done
Topic Summary:
Created On: 12/29/2011 02:47 AM
Status: Read Only
Linear : Threading : Single : Branch
Search Topic Search Topic
Topic Tools Topic Tools
View similar topics View similar topics
View topic in raw text format. Print this topic.
 12/29/2011 02:47 AM
User is offline View Users Profile Print this message

Author Icon
HimanshuSaluja
Lurker

Posts: 1
Joined: 12/29/2011

Hi,

How memory bandwidth of 102.4 GBps per socket achieved in Interlagos series. Please help with clculations.

Regards.
 01/31/2012 12:17 PM
User is offline View Users Profile Print this message

Author Icon
MU_Engineer
Dr. Mu

Posts: 1837
Joined: 08/26/2006

Add up all of the bus bandwidth:

1. Four channels of DDR3-1600 (PC3-12800): 4x 12.80 GB/sec = 51.2 GB/sec
2. Four 16-bit DDR HyperTransport 3.1 interfaces @ 3.2 GHz = 4x (4 bytes/cycle * 3.2 GHz) = 51.2 GB/sec.

51.2 GB/sec for the RAM + 51.2 GB/sec for the HT interfaces = voila, 102.4 GB/sec.

-------------------------
Statistics
112018 users are registered to the AMD Processors forum.
There are currently 0 users logged in.

FuseTalk Hosting Executive Plan v3.2 - © 1999-2014 FuseTalk Inc. All rights reserved.



Contact AMD Terms and Conditions ©2007 Advanced Micro Devices, Inc. Privacy Trademark information