AMD Processors
Decrease font size
Increase font size
Topic Title: Athlon64 Venice / San Diego and mismatched DIMM's
Topic Summary:
Created On: 07/15/2005 10:39 AM
Status: Read Only
Linear : Threading : Single : Branch
Search Topic Search Topic
Topic Tools Topic Tools
View similar topics View similar topics
View topic in raw text format. Print this topic.
 07/15/2005 10:39 AM
User is offline View Users Profile Print this message

Author Icon

Posts: 45
Joined: 07/15/2005

So like.' "> says that there are following improvement at Athlon64 Venice-processors:

"Support for mismatched DIMM sizes per channel — The memory controller built into the Athlon 64 has been tweaked to allow for DIMMs of two different sizes to coexist in a single memory channel. That means it would be possible, in a Socket 939 system with two memory channels, to plug in two pairs of DIMMs that are different sizes without gravely compromising performance. "

So they say, that you can put for example 256+256 and 512+512 memory sticks and ít should work. As far as I know, this coimbination works with older processors also if there are same amount of memory on each channel.

So I'm asking following:

1. Is it possible, when using Venice/San Diego-core processor, to have different amount of memory on channels assuming that at least 3 DIMM slots of 4 are populated. For example, does combination of 3 512 MB DIMM's work? As far as I know, it doesn't even with Venice-processors.

2. Does the statement above mean, that Venice-processor IS REQUIRED to use 2 pairs of different amounts of memory. For example

Channel 1: 512 + 256
Channel 2: 512 + 256

As far as I know, that combination should work with Clawhammer processors also.

3. Or does the following statement "to plug in two pairs of DIMMs that are different sizes without gravely compromising performance." mean, that whis combination will work without any performance hit with Venice processors but using it with Clawhammer will result in some performance hit. Just like using 4 DIMM's with Clawhammer processors will cause some performance decrease but if you use Venice, that should not happen.

Thanks to everyone, who can say something useful.

-------------------------' ">
112018 users are registered to the AMD Processors forum.
There are currently 0 users logged in.

FuseTalk Hosting Executive Plan v3.2 - © 1999-2015 FuseTalk Inc. All rights reserved.

Contact AMD Terms and Conditions ©2007 Advanced Micro Devices, Inc. Privacy Trademark information