Hi, Does anyone know anything more about the cache coherency techniques used by the AMD Opteron and Athlon 64 based products. Everything I can find says they use a MOESI technique, but that it is improved and high performance. I'm kinda looking for specifics for a computer architecture research paper. Any help would be appreciated.