AMD Processors
Decrease font size
Increase font size
Topic Title: DSDT PSB and _PSS entries for Sempron 210u
Topic Summary:
Created On: 10/17/2010 08:41 AM
Status: Read Only
Linear : Threading : Single : Branch
Search Topic Search Topic
Topic Tools Topic Tools
View similar topics View similar topics
View topic in raw text format. Print this topic.
 10/17/2010 08:41 AM
User is offline View Users Profile Print this message

Author Icon
dodgydog
Lurker

Posts: 2
Joined: 10/17/2010

I have a problem with a broken BIOS under Linux. The ACPI PSB and _PSS objects are not installed albeit otherwise indicated by the BIOS. Linux allows to overwrite the DSDT table which seems to work fine (via the initrd). However, I could not find any example on the Net as to how the PSB and _PSS entries look in DSL code.
As I see it the _PSS objects contain proper voltage levels for certain processor speeds which would have to exactly match the installed processor. Is there any documentation or better yet examples about these DSDT entries? The AMD documentation explains the nature of the entries but does not give the specific numbers for the processors.

The processor in question is a Sempron 210u (see below for /proc/cpuinfo). Any help would be appreciated. Thanks in advance,

Joe

processor : 0
vendor_id : AuthenticAMD
cpu family : 15
model : 111
model name : AMD Sempron(tm) Processor 210U
stepping : 2
cpu MHz : 1506.602
cache size : 256 KB
fdiv_bug : no
hlt_bug : no
f00f_bug : no
coma_bug : no
fpu : yes
fpu_exception : yes
cpuid level : 1
wp : yes
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 syscall nx mmxext fxsr_opt rdtscp lm 3dnowext 3dnow up extd_apicid pni cx16 lahf_lm extapic cr8_legacy 3dnowprefetch
bogomips : 3013.20
clflush size : 64
cache_alignment : 64
address sizes : 40 bits physical, 48 bits virtual
power management: ts fid vid ttp tm stc 100mhzsteps
 10/21/2010 08:59 AM
User is offline View Users Profile Print this message

Author Icon
CuriousBoy
Lurker

Posts: 1
Joined: 10/21/2010

I assume you want cool n quiet functionality. I believe sempron 210u does not support cool'n quiet. Just like 3250e does not support it either.

Thinkpad AMD L325 has an example of _PSS configuration.

-------------------------
my chinese gnu/linux notes

Edited: 10/21/2010 at 09:10 AM by CuriousBoy
 10/30/2010 07:25 AM
User is offline View Users Profile Print this message

Author Icon
dodgydog
Lurker

Posts: 2
Joined: 10/17/2010

Thanks for the link which is a starting point.
According to wikipedia the 210u does support quiet'n'cool. I would also conclude this from the fact the BIOS does offer to create the objects. From a DSDT disassembly I also get the SSDT section. I am a bit lost as to interpret the difference between DSDT and SSDT, however, in the SSDT section there are _PSS objects. Could I copy those over to the DSDT? Does it matter that no PSB objects are defined?

Thanks.

Code:
/*
 * Intel ACPI Component Architecture
 * AML Disassembler version 20100304
 *
 * Disassembly of ssdt.orig.dat, Sun Oct 17 19:07:34 2010
 *
 *
 * Original Table Header:
 *     Signature        "SSDT"
 *     Length           0x000000E7 (231)
 *     Revision         0x01
 *     Checksum         0xC7
 *     OEM ID           "A M I "
 *     OEM Table ID     "POWERNOW"
 *     OEM Revision     0x00000001 (1)
 *     Compiler ID      "AMD "
 *     Compiler Version 0x00000001 (1)
 */
DefinitionBlock ("ssdt.orig.aml", "SSDT", 1, "A M I ", "POWERNOW", 0x00000001)
{
    External (\_PR_.P001, DeviceObj)
    External (\_SB_.PCI0.SBRG.EC__.MPPC, IntObj)
    External (\_SB_.PCI0.SBRG.EC__.PCOU)

    Scope (\_PR.P001)
    {
        Name (_PCT, Package (0x02)
        {
            ResourceTemplate ()
            {
                Register (FFixedHW, 
                    0x00,               // Bit Width
                    0x00,               // Bit Offset
                    0x0000000000000000, // Address
                    ,)
            }, 

            ResourceTemplate ()
            {
                Register (FFixedHW, 
                    0x00,               // Bit Width
                    0x00,               // Bit Offset
                    0x0000000000000000, // Address
                    ,)
            }
        })
        Name (_PSS, Package (0x01)
        {
            Package (0x06)
            {
                0x000005DC, 
                0x00003A98, 
                0x00000064, 
                0x00000009, 
                0xE8202487, 
                0x00000487
            }
        })
        Method (_PPC, 0, NotSerialized)
        {
            Store (SizeOf (_PSS), \_SB.PCI0.SBRG.EC.PCOU)
            Return (\_SB.PCI0.SBRG.EC.MPPC)
        }

        Name (DSP, Package (0x01)
        {
            Package (0x05)
            {
                0x05, 
                0x00, 
                0x00000000, 
                0x00000000, 
                0x00000000
            }
        })
    }
}

Statistics
112018 users are registered to the AMD Processors forum.
There are currently 0 users logged in.

FuseTalk Hosting Executive Plan v3.2 - © 1999-2014 FuseTalk Inc. All rights reserved.



Contact AMD Terms and Conditions ©2007 Advanced Micro Devices, Inc. Privacy Trademark information