AMD Processors
Decrease font size
Increase font size
Topic Title: Opteron - page replacment policies
Topic Summary:
Created On: 02/04/2004 03:39 PM
Status: Read Only
Linear : Threading : Single : Branch
Search Topic Search Topic
Topic Tools Topic Tools
View similar topics View similar topics
View topic in raw text format. Print this topic.
 02/04/2004 03:39 PM
User is offline View Users Profile Print this message

Author Icon
Givmeice
Junior Member

Posts: 2
Joined: 02/04/2004

Hello!

I’m wondering if anybody knows the replacement policies for the translation look-aside buffer used in the Opteron core?

I’m guessing it's implemented to reduce the numbers of page fault rather than reducing the I/O. But I can't find any whitepapers on this....


And another question while I'm at it:

Anybody knows how, exactly, the TLB-filter, patented by AMD, works? And witch type of unnecessary TLB flushes does it stop?

Thanks
/Erik Åkerfeldt, student at KTH
 03/16/2004 01:13 AM
User is offline View Users Profile Print this message

Author Icon
OrangesAway
Senior Member

Posts: 202
Joined: 03/09/2004

The patent is readable here, US Patent 6,453,387' ">http://patft.uspto.gov/netacgi.../6453387&RS=PN/6453387 which seems to imply by LRU in the title.

You might have better luck if you 'google' for check CiteSeer for both the old name Hammer as well as the new Opteron and AMD64 as I think there more more disclosures under the code name than the released one.

Couple of basic places to get started:

Nice write-up by Chip-Architect on the Opteron Core at Understanding the detailed Architecture of AMD's 64 bit Core (See section 3.3)

Some of the MPF documentation on Hammer from the old days: 2001 Hammer MPF' ">http://www.amd.com/us-en/asset...ammer_Presentation.PDF

Can also check some of the architecture manuals, like AMD64 Architecture Vol2 System Programming' ">http://www.amd.com/us-en/asset...nd_tech_docs/24593.pdf (See section 5.5)

Not sure any of them will give you easy read of the replacement algorithim itself -- But there is a good description of the TLB function and maybe you can infer the replacement algorithim.
 03/16/2004 04:09 AM
User is offline View Users Profile Print this message

Author Icon
Givmeice
Junior Member

Posts: 2
Joined: 02/04/2004

Tanks!

The “understanding the detailed architecture of AMD’s 64 bit core”, good and with dense information, has no reference – it’s just simple signed “hans”. It’s good for an overview but I can not use such recourses for scientific research.

The fist link was great! It was pretty much the one I was looking for!

Tanks!
/Erik
 03/16/2004 07:53 AM
User is offline View Users Profile Print this message

Author Icon
OrangesAway
Senior Member

Posts: 202
Joined: 03/09/2004

Just to give credit where it is due, I got the patent link from the Chip Architect site, which is great. In March 2003, by looking at Prescott core's and "counting pixels", he predicted the 64 bit extensions from Intel.
Statistics
112018 users are registered to the AMD Processors forum.
There are currently 0 users logged in.

FuseTalk Hosting Executive Plan v3.2 - © 1999-2014 FuseTalk Inc. All rights reserved.



Contact AMD Terms and Conditions ©2007 Advanced Micro Devices, Inc. Privacy Trademark information